Regviz

NXP Semiconductors /MIMXRT1011 /SRC /SBMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SBMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1011/SRC/SBMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SEC_CONFIG 0 (DIR_BT_DIS)DIR_BT_DIS 0 (BT_FUSE_SEL)BT_FUSE_SEL 0BMOD

Description

SRC Boot Mode Register 2

Fields

SEC_CONFIG

SECONFIG[1] shows the state of the SECONFIG[1] fuse
DIR_BT_DIS

DIR_BT_DIS shows the state of the DIR_BT_DIS fuse
BT_FUSE_SEL

BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of the BT_FUSE_SEL fuse
BMOD

BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0 signals on the rising edge of POR_B

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data